Glitch Free Strobe Control Based Digitally Controlled Delay Lines
نویسندگان
چکیده
The Combinational circuit designed was glitch free NAND-based digitally controlled delay-lines (DCDL) present a glitching problem which may limit their employ in many applications. The glitch free strobe-control based digitally controlled delay lines overcame this limitation by opening the employ of glitch free NAND-based DCDLs in a wide range of applications. The proposed glitch free strobe-control based digitally controlled delay lines maintains the same resolution and minimum delay of previously proposed glitch free NAND-based DCDL. Following this analysis, three driving circuits for the delay control-bits are also proposed. Proposed DCDLs have been designed in a 90-nm CMOS technology. Simulation results show that new circuits result in the lowest resolution, with a little worsening of the minimum delay with respect to the previously proposed DCDL with the lowest delay. Simulations also confirm the correctness of developed glitching model and sizing strategy. As example application, proposed DCDL is used to recognize an Alldigital spread-spectrum clock generator (SSCG). The use of proposed DCDL in this circuit allows to reduce the peak-to-peak absolute output jitter with respect to a SSCG using three-state inverter based DCDLs.
منابع مشابه
Digitally Controlled Delay Lines Based On NAND Gate for Glitch Free Circuits
The traditional analog signal processing is expected to progressively substituted by the processing times of the digital domain in the VLSI .Within this novel paradigm ,digitally controlled delay lines should play the vital role in the digital-toanalog converters ,and in analog intensive circuits. From a practical point of view, nowadays, DCDL is a key block in the many applications like All Di...
متن کاملGlitch free NAND based Digitally Controlled Delay Line for Spread Spectrum Clock Generator
NAND based digitally controlled delay-lines (DCDL) are used in wide range of applications. The existing NANDbased (DCDL) is having a glitching problem, which limit their use in many applications. This paper introduces glitch-free NAND-based DCDL which overcome the limitation of existing NANAD based DCDL. This NANDbased DCDL maintains the same resolution and minimum delay of previously proposed ...
متن کاملNoise Induced Jitter Performance of Digitally Controlled CMOS Delay Lines
Analysing the impact of noise sources on jitter performance of delay elements and lines is important for understanding the performance of controlled delay lines, buffered clock distribution networks, etc.. This paper presents simulation evaluation of theoretical work on noise induced jitter in CMOS delay lines. Because of the increasing switching noise and reduced power supply voltage, digitall...
متن کاملA review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance
A review on CMOS delay lines with a focus on the most frequently used techniques for high-resolution delay step is presented. The primary types, specifications, delay circuits, and operating principles are presented. The delay circuits reported in this paper are used for delaying digital inputs and clock signals. The most common analog and digitally-controlled delay elements topologies are pres...
متن کاملAD-PLL for WiMAX with Digitally-Regulated TDC and Glitch Correction Logic
This paper describes the design of an All-Digital Phase Locked Loop (AD-PLL) for wireless applications in the WiMAX 3.3– 3.8 GHz bandwidth. The time/digital converter (TDC) sets the in-band noise and it may be responsible for the presence of spurious tones at the PLL output. The TDC is implemented as a delay-locked loop (DLL) to be insensitive to process spreads and it uses a lead-lag phase det...
متن کامل